A new type of field emission display (FED) based on an edge-enhance electron emission from metal-insulator-semiconductor (MIS) thin film structure is proposed. The electrons produced by an avalanche breakdown in the semiconductor near the edge of a top metal electrode are initially injected to the thin film of an insulator with a negative electron affinity (NEA), and then are injected into vacuum in proximity to the top electrode edge. The condition for the deep-depletition breakdown near the edge of the top metal electrode is analytically found in terms of ratio of the insulator thickness to the maximum (breakdown) width of the semiconductor depletition region: this ratio should be less than 2/(3π − 2) ≃ 0.27. The influence of a neighboring metal electrode and an electrode thickness on this condition are analyzed. Different practical schemes of the proposed display with a special reference to M/CaF 2 /Si structure are considered.
Introduction
Flat panel field emission displays have the potential to be a low cost, high performance alternative to the currently dominant cathode ray tube and liquid crystal displays. The first major problem in FEDs is the development of a reliable and efficient cold cathode electron emitter. Current FED prototypes use sharp metal or semiconductor tips as field emitters [1] , that requires expensive lithography and other difficult fabrication processes. Besides, the control voltage for such tip emitters is rather high (about 100 V). Some researchers use diamond-like films that contain nanoscale crystalline structure as the electron source [2] , or use diamond and other coatings of the sharp tips to improve the emission properties of the tips [3, 4] .
In the present paper we propose another type of field emitter, where electrons are produced by an avalanche breakdown in the semiconductor near the edge of the top metal electrode in the MIS structure.
The plan of this paper is as follows: in Section 2 we describe the proposed display, based on the edge breakdown of the MIS structure. In Section 3 we discuss the condition under which edge breakdown in the MIS structure takes place. In Section 4 we estimate the influence of a neighboring electrode on the edge breakdown condition and in Section 5 we discuss and summarize our results. In Appendix we briefly estimate the influence of an electrode thickness on the edge breakdown condition.
2 Field emission display based on edge breakdown of
MIS structure
The display proposed is schematically shown in Figure 1 (a). Glass substrate 1 with conductive metal column lines 2 is coated with a thin semiconductor layer 3, which contains low p-doped column lines 4 that coincide with the metal ones. The film of the insulator with NEA 5 is grown on semiconductor, and conductive metal row lines 6 are deposited on the insulator film.
Above the MIS structure the fluorescent screen 7 is located. The anode (fluorescent screen) and cathode (MIS structure) regions are separated by a vacuum space 8.
When a positive voltage pulse of duration which is short compared to the time constant of thermal generation of minority carriers (electrons in our case) is applied to the top electrode of the MIS structure, no inversion layer can form. Thus, a large potential drop across the semiconductor will take place. If the amplitude of the pulse voltage is increased, band bending reaches large values where minority carriers are generated by nonthermal effects (by avalanche in our case). The amplitude of the pulse voltage, at which avalanche occurs we designate by
When we apply a pulse voltage V control , which amplitude is less then V break , but more than V break /2 to one row line, and simultaneously apply such a pulse voltage with another polarity to one column line, the avalanche breakdown in the semiconductor will take place at the intersection of these lines. Under condition, which will be pointed out below, the breakdown will take place near the edges of metal lines. Inasmuch as velocities of the avalanche electrons at the semiconductor-insulator interface are directed in an arbitrary way, it is clear that at least a portion of the avalanche electrons, ballistically passing through the thin film of the insulator, will be extracted with a good efficiency (due to NEA of the insulator) into vacuum and will not impinge on the top metal layer. Then this portion of electrons will be accelerated by screen voltage V screen (∼ +100 ÷ +1000 V) and will be hit to the fluorescent screen as it is shown in Figure 1 (b).
Edge breakdown condition
The deep-depletition breakdown of MOS capacitors was first reported by Goetsberger and Nicollian [5, 6] , who experimentally investigated doping conditions under which uniform avalanche takes place. Later a "universal and normalized" criterion for "field uniformity" in MOS capacitors was offered in the form d/W max > 0.3 (where d is the insulator thickness and W max is the maximum (breakdown) width of the semiconductor depletition region) [7, 8] .
This criterion was suggested in [7] based on computer-calculated values of the field distribution in MOS capacitors.
In this section we obtain this criterion in an analytical form, with an emphasis on physical explanation of the result, that helps us to analyze operating conditions and an ultimate resolution of the display proposed.
For this purpose let us at first consider a simple two-dimensional model of the electric field near the edge of the metal plate (see Figure 2 We will use a method of conformal transformations (see [9] or any textbook in this field) to find an electrical field distribution in such a system. The Schwarz-Chrisoffel transform
relates the upper half ω plane (Figure 2(b) ) to the interior of the region
of the z plane (Figure 2(a) ) [10] . Thus, half of the real axis ℜ(ω) > 0 is at potential V while ℜ(ω) < 0 is at zero potential. The potential of the electric field in the ω plane is the real part of the complex potential given by the analytical function
The electric field in the z plane is
Performing the differentiation with respect to ω in (1) and (2) dz dω
we get
Our main interest is the field near z = 0 (ω = 1). Expanding logarithm in (1) in a Taylor series at ω = 1 and holding the first two terms, we obtain
and from (6) we have
We may define
as a "critical" distance from the edge at which field strength is still higher than V /h -the field strength between the plates far from the edge.
Now the condition for edge breakdown is rather obvious: if insulator thickness is less than z cr (as is shown in Figure 3 In this case h = L.) From the equations
we may obtain the criteria for the deep-depletition edge breakdown in terms of ratio of the insulator thickness to the maximum (breakdown) width of the semiconductor depletition re-
One can see that the value obtained (0.27) is consistent with the value 0.3 obtained in the work [7] by numerical computer-aided calculations for particular system M/SiO 2 /Si.
The model considered is applicable to real systems subject to the condition that the radius of the edge curvature of the top electrode is less than insulator thickness.
Breakdown condition for double-edge structure
In this Section we apply analogous approach to find breakdown condition for the system illustrated in Figure 4 (a). It is necessary for several reasons: first, one may like to initiate electron emission into a slit in the top electrode. Second, it may be convenient to apply a voltage simultaneously to a set of neighboring row and column lines for more stable emission.
And third, minimal distance between top electrodes defines the ultimate resolution of the proposed display.
The transformation
where
relates the upper half ω plane (Figure 4(b) ) to the interior of the region A 1 − A 2 − A 3 − A 4 − A 5 −A 6 of the z plane (Figure 4(a) ) [11] . Thus, parts of the real axis ℜ(ω) < −1 and ℜ(ω) > 1 are at potential V while part −1 < ℜ(ω) < 1 is at zero potential. The potential of the electric field in the ω plane is the real part of the complex potential given by the analytical function
Using the differentials with respect to ω of (14)
and (16) 
we may find the electric field in the z plane from (3) .
Our concern is the field near z = ıh ± s (ω = ±λ) points. Expanding arctanh and arctan in (14) in a power series at ω = λ and holding the first two terms, we have
and from (19) we have
Now the "critical" distance from the edge at which field strength is still higher than V /h is
One can see that this value is coincident with (10) when s ≫ h.
For example, if s = h so z cr2 is
One can see that the distance 2s between the top electrodes should be more than twice larger than h = d + W max to avoid drastic decrease of z cr2 .
Discussion and summary
Firstly, let us mention the kind of insulator that may be used in this display. At least three kinds of insulators are appropriate for our purpose: hydrogen-terminated diamond (111), LiF and CaF 2 . Diamond has long attracted considerable attention as a cold cathode for FED due to its NEA and robust mechanical and chemical properties.
LiF has the largest NEA of any solid. The NEA of LiF crystal is −2.7 eV [12] . The possibility of epitaxial grown of LiF films on the Ge was also reported in [12] .
But we assume that the CaF 2 /Si system is the best choice. The reasons for this are as follows:
1. CaF 2 has a small but negative electron affinity [13] .
2. A very attractive property of CaF 2 is similarity of its crystal structure to Si: CaF 2 has cubic m3m structure with only 0.6 % of lattice mismatch with Si(111) at room temperature. This fact makes it possible to grow perfect single crystal films of CaF 2 on silicon by molecular beam epitaxy technique [14, 15] . The crystalline quality, chemical stability and electrical characteristics of CaF 2 films grown on Si(111) may be further improved by rapid thermal annealing [16] . 4. An additional attractive property of CaF 2 is anomalously large low-energy electron escape depth of the order of 260 nm [17] .
5. And lastly, the good emission properties of the CaF 2 /Si structure has recently been demonstrated in the experiment [4] .
The thickness of the insulator film about d ∼ 10 nm seems to be nearly optimum because it is large enough to avoid direct tunneling of electrons from semiconductor to metal, but it is small enough for ballistic passing of electrons through insulator film.
So, if one has 10 nm thick CaF 2 film on the 1 µm thick Si layer with p-dopant concentration
, one may be sure that when pulse voltages with the amplitude V control ∼ ±10 V are applied to one row and one column lines an avalanche breakdown will occur at the edges of metal lines (d/W max ∼ 0.01). The control voltage may be still decreased if the distance between metal electrodes L will be less than d + W max (but L must always be more than 3πd/2). The avalanche electrons will be injected into insulator at the α − β line, which shown in Figure 3 . From geometrical considerations, up to several tens percent of electrons may be injected into vacuum.
To summarize, we have proposed a simple design of the field-emission display based on the deep-depletition edge avalanche breakdown of the MIS structure. The control voltage of this display may be as small as tens volts and its ultimate resolution may reach several microns.
Appendix
Here we mention the influence of the top electrode thickness on the edge breakdown condition.
To avoid complicated expressions, we give only a simple estimation of the effect by solving the problem presented in Figure 5(a) , where top electrode has zero thickness. The equation
relates the upper half ω plane ( Figure 5(b) ) to the interior of the region
of the z plane ( Figure 5(a) ). The potential of the electric field in the ω plane is the real part of the complex potential given by the analytical function
Performing the differentiation with respect to ω in (24) and (25)
Our main interest is the field near z = 0 (ω = 1). Expanding logarithm in (24) in a Taylor series at ω = 1 and holding the first two terms, we obtain
One can see that the "critical" distance in this case is:
And the edge breakdown condition is
This edge breakdown condition should be used when top electrode thickness is less than any other dimensions in the system. Essentially it means that top electrode thickness should be less than thickness of the insulator film.
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